Next: Sequential Statements, Main: Supported Constructs, Previous: Process Statements

Concurrent Signal Assignments

Concurrent Signal Assignments are used to drive signals continuously throughout the simulation run. They are mapped to Verilog CONTINUOUS ASSIGNMENTS.

Direct Sales Line: 800-804-7073 | Phone: 540-953-3390 | Email: Sales Office | Fax: 540-953-3078

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2013, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.