Next: Unsupported Constructs, Main: Supported Constructs, Previous: Concurrent Signal Assignments
VHDL2Verilog provides limited support for SIGNAL ASSIGNMENTS, WAIT, IF, CASE, FOR and WHILE STATEMENTS.
Direct Sales Line: 800-804-7073 | Phone: 540-953-3390 | Email: Sales Office | Fax: 540-953-3078
Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator About SynaptiCAD
COPYRIGHT 2013, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.
Main Menu 
