Next: Component Instantiations, Main: Supported Constructs, Previous: Signals, Variables, & Constants VHDL GENERICS are used to construct parameterized hardware components. Verilog provides similar capabilities in the form of PARAMETERS. VHDL2Verilog maps VHDL GENERICS to Verilog PARAMETERS. |