| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Main Menu    |
| Next: Supported Constructs, Main: VHDL2Verilog, Previous: Product Description The V2V AdvantageReusability of HDL designs is important in reducing time-to-market and cost of designs projects. VHDL2Verilog makes possible reuse of VHDL designs in a Verilog-VHDL design environment. VHDL2Verilog is particularly valuable to designers who need to translate documentation available in VHDL for integration into Verilog based tools. In general, VHDL2Verilog will improve the productivity of designers who need to make a transition from VHDL to Verilog. |
| |
