Next: Conditional 'casex', Up: Supported Constructs, Previous: Conditional 'if-else-if'

Conditional 'case' Statement

The case statement uses the same reasoning in both languages; both are multi-way decision statements which test for a matching expression and branch accordingly. There are, however, some limitations in VHDL, which does not have direct equivalent statements for `casex' and `casez'. The translation of `casex' and `casez' statements is detailed in the next section.

Direct Sales Line: 800-804-7073 | Phone: 540-953-3390 | Email: Sales Office | Fax: 540-953-3078

Home | Timing Diagram Editor | Verilog Simulator | VHDL Verilog TestBench Generator
About SynaptiCAD

COPYRIGHT 2013, SYNAPTICAD SALES, INC., ALL RIGHTS RESERVED.